This paper describes a single stage fully differential folded cascode operational transconductance amplifier (OTA) with fully differential gain boosting amplifiers designed in 1.2 VDC 130nm CMOS process technology. The amplifier is the driver for the analog to digital converter (ADC) of a blood pressure sensing medical implant [1] which uses wireless power transmission as its energy source [2] . The medical implant's design specifications require an amplifier with wide output swing, high accuracy, and the bandwidth to drive a differential 5 pF load at 4 ksps with minimum power consumption. The gain boosting amplifiers are telescopic cascoded amplifiers, which, by their design, have an input and output common mode voltage relationship which is opposite to what is needed for a gain boosted cascode configuration. To correct for this, a method for DC shifting the amplifier's input voltage using a switched capacitor network is presented.
Introduction
ADC drivers require very high accuracy to meet the settling requirements of the signal conditioning circuitry, and the amplifier's accuracy is determined by its open loop DC gain. High gain can be achieved using a multistage amplifier, but the main drawback is the greatly increased power consumption incurred by each successive amplifier stage. Another option for increasing the DC gain is to implement a gain boosted cascode stage as the amplifier's output load.
The amplifier for this wireless medical implant has been designed to provide very large DC gain over a wide output swing, and to consume an absolute minimum of power. Towards the goal of achieving wide output swing, a folded cascode architecture is used which allows the output node voltages to approach the power supply rail potentials (minus the saturation voltages, V dsat , of the load devices). To achieve very high DC open loop gain, the gain enhancement effect of a folded cascode architecture is further increased by adding an extra amplifier to drive the gates of the cascode devices. To keep the overall system power consumption low, all of the system's amplifiers (the main folded cascode OTA and the gain boosting OTAs) are single stage designs employing switched capacitor common mode feedback networks.
Folded Cascode Design
The system's folded cascode OTA, without the gain boosting amplifiers, is given in Figure 1 . To design for the system bandwidth and settling requirements, the amplifier's closed loop time constant τ is derived with regard to the required accuracy, ǫ, and settling time, ts. From τ , the input device's transconductance gm 1 can be determined with regard to the amplifier's closed loop feedback factor F and the effective load capacitance C leff (1) . Cdiff Figure 1 . The folded cascode amplifier without the gain boosting amplifiers.
Noise Factor Design
The OTA noise requirements are fulfilled through the use of the noise factor, nf, design variable which is used to scale the M1 input device input referred noise voltage to the total OTA input referred noise voltage. The transistors which contribute to an output node's total noise current are the input device, M1, and load transistors, M2 and M5, with the cascode devices, M3 and M4, contributing a relatively insignificant amount of noise (see Sec. 4.3).
M1's input referred noise voltage is given as (2) where the γ factor, which for this design has been determined through Spectre noise simulations (Figure 12 ), is used to relate the transistor's 1/gm 1 value to an effective noise resistance as a function of the device transconductance efficiency (6) . A MOSFET has different noise characteristics depending on its region of operation. Using the simulation data collected in Figure 12 allows the output noise current to be determined with a smooth transition between the thermal noise characteristics for the devices operating in strong saturation [3] to the shot noise characteristics from the devices operating in subthreshold region [4] . The total OTA output noise current is a summation of the 4kT γgm noise currents from the noise generating transistors (3).
The total output noise current can be input referred by dividing it by the input device's gm 
The input device input referred noise voltage, (2), can be scaled to the OTA's total input referred noise voltage, (4) , through the use of the noise factor nf (5).
The metric used for sizing the MOSFET devices for this design is their transconductance efficiency ratio, η gm (6) . With a bit of manipulation, the noise factor nf can be represented in terms of I d , γ, and η gm (7) .
3 The Gain Boost Amplifiers
The output impedance of the folded cascode (with no gain boosters) from Figure 1 is R ocasn folded = (1 + gm 3 r 02 )r 03 + r 02 which can be approximated to (8) , and the folded cascode amplifier open loop DC gain is (10). Adding gain boosting amplifiers to the Figure 1 folded cascode results in the circuit in Figure 2 . The gain boosters work to keep the M5 (M2 BC ) drain voltages equal by applying gate biasing to M4 (M3 BC ). The gain boosting amplifiers increase the standard cascode output impedance (9) by a factor of (A oGB pn + 1), approximated to A oGB pn (11), where A oGB pn is the open loop gain of the corresponding P or N gain boosting amplifier. This results in a total gain boosted cascode amplifier gain of (13)
When the gains of the two gain boosters are equal, then the output impedance of the gain boosted amplifier is the output impedance of the folded cascode multiplied by A oGB (14). This makes the total gain (15), and combining (10) and (15) results in (16).
Gain Booster Stability
For stability, the gain boosting ampliers are designed so that their gain bandwidth product (GBW GB ) is greater than the closed loop bandwidth of the folded cascode amplifier (BW folded ) (17), and less than the transition frequency f T (18) of the corresponding cascode device which it is driving (19) [5] (either M3 BC or M4 from Figure 2 ).
Gain Boost Input Level Shifter
The gain boosting amplifiers are the telescopic cascode amplifiers from Figure 4 . Telescopic cascode amplifiers consume 50% less current than a folded cascode design with equivalent gain and bandwidth parameters. However, a telescopic design has some severe limitations concerning he output voltage swing, and the input to output common modevoltage relationship. Considering the GB N boost network from Figure 2 , GB N's output node potential must be at least V gs3 greater than its input node potential. However, looking at Figure 4 , GB N's input devices will come out of saturation as the output node voltage approaches and exceeds the input voltage potential.
To correct for this, GB N's input voltage is level shifted up to a voltage which allows the amplifier to remain in saturation. The SC shifter in Figure 5 applies a DC offset from the drain of M2 to the input node of GB N equal to V DD 2 minus the drain reference bias voltage V b5 . 
The Amount of Gain Boosting Enhancement
The level shifter schematic is given in Figure 6 , and it shows that in either switch phase S0 or S1, the SC level shifter has a total capacitance across its output nodes of Figure 7 gives a single ended representation of the gain boosting circuit with a half circuit of the SC level shifter. From Figure 7 , the feedback factor from M3's source to GB N's input is (20) created by the SC network and the input parasitic capacitance giving an effective open loop gain of (21).
The gain boosted amplifiers from Figure 4 have an open loop gain which is given as A 0GB . However, when the SC level shifter is used, then the effective gain of the gain boosting amplifier is reduced by the feedback factor.
The reduction in the gain booster's open loop gain results in a reduction of the total amplifier gain to (22).
C par from Figure 7 is dominated by the gain booster's input gate capacitance, and even in the extreme case where
, which results in only a 6 dB reduction in the effective open loop gain. When the SC network ov Figure 7 is designed so that (23) is true, then the feedback factor's impact on the overall system gain can be minimized.
Gain Booster Network Transient Response
The SC level shifter in Figure 6 uses a deglitch capacitor C d to ensure that the gain booster's input gate is never floating, and it uses non-overlapping clocks to charge the deglitch capacitor up to
The symmetric dual S x -C scx -S x networks are SC resistors which supply charge to C d twice every SC clock period T sc , and the whole network acts as a switched capacitor RC low pass filter with an RC time constant τ (24). From (24), C d + C cs can be sized to meet the system's startup requirements.
After the system's capacitors have been sized according to (20), (23), and (24), then the switches can be sized so that their static on resistance is small enough that the poles which they introduce are at a high enough frequency not to interfere with the normal operation of the amplifier.
Gain Boosted Network Noise Current
The noise current of the gain boosted cascode can be analyzed using Figure 8 
To get the noise current from M4, consider that M4 acts as a source follower, and because its I d is set by M5, then V gs4 must remain constant. If V gs4 is constant, then M4's source voltage is equal M4's input referred noise voltage, which means that the output noise current from M4 is its input referred noise voltage divided by the parallel combination of M1 and M5's load resistances (26). Summing M1, M5, and M4's noise currents gives the total noise current for the P-side of the gain boosted folded cascode amplifier (27).
(r 01 ||r 05 ) 2 (26) 
Switched Capacitor Networks
To help reduce the system's current consumption, switched capacitor networks are used to generate the system's dynamic bias voltages V cmfb and V float pn . The SC level shifter in Figure 9 generates the DC offset which biases M4's gate to a potential which ensures that the amplifier remains in saturation, and the SC CMFB block generates the common mode feedback voltage V cmfb 
Vb6
OUT-OUT+ Vocm=Vb3 SC CMFB Figure 9 . The SC level shifter is used to generate the floating cascode gate bias of the telescopic gain boosting cascodes.
Fully differential amplifiers require a defined output common mode voltage, and the circuit from Figure 10 
Device Sizing
For this system, the medical implant design specifications require an amplifier with a thermal noise factor nf less than or equal to 3.6. The amplifier will have a feedback factor of F = 1 20 , and it will be driving a differential load capacitance of 5pF (note that the 5 pF differential load C diff presents itself as a 10 pF single ended load C leff ). The amplifier has dynamic settling requirements of ǫ = 0.025% and t s = 125µs, and the static settling requires a DC gain greater than 102 dB over an output voltage swing of ±850mV. can be chosen which will allow (7) to be solved to meet the nf ≤ 0.36 requirement. Table 1 lists the noise factor values which are used for this design. 
From (31), (6), and Table 1 , the required input device bias current is (32). Table 2 lists the η gm values which have been chosen for the each of the design's MOSFET devices, the device drain current, and the required W/L ratios as given by Figure 11 . The amplifier is a switched capacitor design performing correlated double sampling for 1 f noise rejection. The switching period is 125µs for each half cycle, so the switching frequency is (33).
The amplifier has a high pass cutoff frequency of (34) [7] for 1 f noise rejection, and a low pass cutoff frequency (35) from the device gm and C leff , and a noise equivalent bandwidth (NEB) (36) [8] which ranges from about 760 Hz to 16.5 kHz.
Each device is sized to fit the W L ratios in Table 2 . Starting with a 1µm channel length, the input and load devices' LW gate channel areas are scaled with constant W/L until their 1 f thermal noise corner frequencies, as determined though Spectre AC noise analysis, are lower than the NEB lower frequency (34).
Simulation Results
The amplifier has been designed to meet the settling time and bandwidth requirements set forth by the medical implant. The schematics are assembled using Cadence Design Framework II, and Spectre simulations are used to verify its small and large signal performance. The gain boosted folded cascode amplifier is simulated using the test schematic from Figure 13 , which has an effective differential output impedance of 5 pF, and a feedfack factor of Figure 16 shows the step response of the amplifier under load and no load conditions. Considering stability, there is no ringing present in the non loaded response. In regards to the accuracy and settling time, the step response verifies that the amplifier settles to the required output voltage in the 125µs of time which it is given to settle.
Noise and power simulations were also performed. The total DC current consumed by the gain boosted folded cascode system, including the bias reference generator and the gain boosting amplifiers, is a little less than 2.5µA. An AC noise simulation performed on the circuit from Figure 13 shows the total input referred noise integrated over the amplifier's effective noise bandwidth (36) is V 2 innoise ≈ 653nV .
The SN R dB of the amplifier in its feedback configuration is (37), and the effective number of bits from the , k = Boltzmann's constant, and T = 273
• + 38
• (human body temperature), then this amplifier could be suitable for an 11-bit ADC (39), provided that there is zero error or noise from the rest of the system. 
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Conclusion
A gain boosted cascode amplifier has been designed to meet the speed, accuracy, and low power needs of a wireless medical implant. The folded cascode amplifier structure was sized to meet the settling and noise factor requirements, and transistors were sized according to their transconductance efficiency. A gain boosting network has been implemented using telescopic cascode amplifiers because of their greater gain and lower power requirements when compared to a folded cascode architecture, and a method for level shifting their input voltages has been presented. The gain boosters were designed to meet the stability requirements of the folded cascode amplifier, and a noise analysis of the gain boosted network has been performed. The amplifier was implemented in Cadence Design Framework II, and put through AC, DC, Transient, and noise simulations to verify its performance. The amplifier meets the design requirements set forth by the implant's signal conditioning circuitry, and does so consuming a minimum of power consumption.
